For developing a prompt gamma imaging system, we have designed a 16-channel readout chip in a BiCMOS process to be associated with multi-anode photomultipliers (MaPMTs). Each channel has one current input and two separated outputs. The input has very low impedance to minimize electrical crosstalk and effects of capacitances. The two outputs serve to, respectively, detect signal event and quantify signal charge. The channel architecture is a current-mode one, employing a current conveyor to drive both a buffered current comparator and a charge-sensitive amplifier (CSA). The current conveyor is built with super-common-base (SCB) transistor structures to obtain input impedance in the order of a few ohms. Circuit design with the use of bipolar transistor components also improves frequency and noise performances. The chip has been tested and the evaluated characteristics meet the system requirements.
propose a prompt gamma imaging system shown in Figure 1 . 10 For typical proton and carbon therapeutic beams, the required 11 hodoscope should have a count rate capability of 10 8 pps, with 12 an accuracy of 1ns. This has led us to implement the system em-13 ploying arrays of scintillating fibers with read out by MaPMTs 14 or multi-channel plates (MCPs) [2] . 
CIRCUIT DESCRIPTION

33
The readout MaPMT-associated chip includes 16 channels 34 whose input impedance should be very low (in the order of 35 ten ohms) to minimize crosstalk and wiring capacitance effects.
36
Each channel is a current-mode architecture (shown in Figure 1 ) 37 defined to allow better achievements in speed and noise perfor- termined by that of the SCB, is expressed as:
where A 0 is the voltage gain of Q 2 at low frequencies; C A is 70 the sum of parasitic capacitances at the input node A (including 71 the detector output capacitance C D ), ω A and ω B are poles re-72 lated respectively to nodes A and B. At moderate frequencies, 73 the input impedance is given by Z A ≈ 1/(A 0 · g m,Q 1 ). Thanks 74 to the use of large-transconductance bipolar components in the 75 SCB, Z in can be reduced to a few ohms.
76
The current gain of the current conveyor is given by [6] :
with C 1 = C be,Q 1 and C 2 = ΣC nodeG 77 where g m,MP 2 −MP 5 is the total transconductance of the 4-bit 78 switched transistors MP 2 to MP 5 in parallel. As g m,Q 1 (BJT ) ≫ 79 g m,MP 2 (PMOS ) , and C 1 ≪ C 2 , the bandwidth is limited by 80 g m,MP 2 and C 2 . 
when △ I c = I in − I re f < 0 (3) The time constants at nodes C and D are respectively τ C = 94 C C /g m,Q 1 and τ D = C D /g m,Q 2 with C C = C ce,Q 1 +C be,Q 1 +C be,Q 2 +
95
(1 + g m,Q 2 /g ds ) · C µ,Q 2 and C D = C ce,Q 2 + C invertor . As C C ≫ C D 96 and g m,Q 1 < g m,Q 2 , the speed performance of the current com- The CSA consists of a buffered amplifier and a R f C f feed-103 back network (Figure 4(a) ). For a fast input current pulse during 104 a time t pulse (∼ 20ns), the CSA output produces a voltage swing 105 given by:
After the input current pulse, V out,CS A , returns exponentially 107 to its steady level with a time constant determined by R f C f .
108
This time constant is chosen according to the maximum count-109 ing rate.
110
The buffered amplifier has an input part shown in Figure 4(b) , 111 which is a folded-cascode structure with R A and C A for feed- including pads is 6.16mm 2 . Each channel occupies a surface 119 area of 680µm × 120µm. The chip has been tested using a board 120 shown in Figure 6(a) .
121
The test board includes a structure shown in Figure 6 (b), to 122 generate an input current signal for the testing: 
